Udemy - Learn System Verilog for Verification

  • CategoryOther
  • TypeTutorials
  • LanguageEnglish
  • Total size1.3 GB
  • Uploaded Byfreecoursewb
  • Downloads30
  • Last checkedFeb. 07th '26
  • Date uploadedFeb. 06th '26
  • Seeders 11
  • Leechers3

Infohash : 71AD2B20ABC809BC7F00218B68376BA5303FBEB5

Learn System Verilog for Verification

https://WebToolTip.com

Published 1/2026
Created by AsicGuru Technologies
MP4 | Video: h264, 1920x1080 | Audio: AAC, 44.1 KHz, 2 Ch
Level: Beginner | Genre: eLearning | Language: English | Duration: 10 Lectures ( 3h 17m ) | Size: 1.32 GB

Learn System Verilog for Design and Verification with lots of hands on exercises

What you'll learn
✓ Understand and Apply SystemVerilog Syntax and Constructs- Learners will be able to write syntactically correct SystemVerilog code with all its constrcuts.
✓ Design and Simulate Digital Circuits Using SystemVerilog and industry-standard simulation tools (e.g., ModelSim, QuestaSim).
✓ Implement Testbenches Using Object-Oriented Programming (OOP) Features
✓ Build and Use Constrained Random Testbenches and Functional Coverage Models
✓ Lots of Hands On Coding Exercise will give confidence to students.

Requirements
● Basic Knowledge of Digital Electronics like logic gates, multiplexers, flip-flops, finite state machines (FSMs), etc.
● Basic Understanding of Hardware Description Languages (HDLs) (Optional but helpful)
● HARDWORK, PASSION, DEDICATION

Files:

[ WebToolTip.com ] Udemy - Learn System Verilog for Verification
  • Get Bonus Downloads Here.url (0.2 KB)
    • ~Get Your Files Here ! 1 - Introduction
    • 1. Introduction (Description).html (0.7 KB)
    • 1. Introduction.mp4 (12.5 MB)
    2 - System Verilog Arrays
    • 2. System Verilog Arrays (Description).html (1.6 KB)
    • 2. System Verilog Arrays.mp4 (379.0 MB)
    3 - System Verilog Classes (OOPS Concept)
    • 3. System Verilog Classes Part1 (Description).html (0.8 KB)
    • 3. System Verilog Classes Part1.mp4 (197.4 MB)
    • 4. System Verilog Classes Part2 (Description).html (0.8 KB)
    • 4. System Verilog Classes Part2.mp4 (232.6 MB)
    4 - System Verilog Event Regions
    • 5. Event Regions in system Verilog (Description).html (1.2 KB)
    • 5. Event Regions in system Verilog.mp4 (49.4 MB)
    5 - System Verilog Interface
    • 6. System Verilog Interface (Part1) (Description).html (1.4 KB)
    • 6. System Verilog Interface (Part1).mp4 (90.9 MB)
    6 - System Verilog Clocking Block
    • 7. Clocking Block in System Verilog (Interface part 2) (Description).html (1.6 KB)
    • 7. Clocking Block in System Verilog (Interface part 2).mp4 (79.4 MB)
    7 - System Verilog Assertions
    • 8. Assertions in System Verilog (Description).html (0.8 KB)
    • 8. Assertions in System Verilog.mp4 (104.4 MB)
    8 - System Verilog Interprocess Communication
    • 9. System Verilog Events (Description).html (0.8 KB)
    • 9. System Verilog Events.mp4 (142.3 MB)
    9 - System Verilog Program Block
    • 10. Program Block in System Verilog (Description).html (1.0 KB)
    • 10. Program Block in System Verilog.mp4 (62.0 MB)
    • Bonus Resources.txt (0.1 KB)

Code:

  • udp://tracker.torrent.eu.org:451/announce
  • udp://tracker.tiny-vps.com:6969/announce
  • http://tracker.foreverpirates.co:80/announce
  • udp://tracker.cyberia.is:6969/announce
  • udp://exodus.desync.com:6969/announce
  • udp://explodie.org:6969/announce
  • udp://tracker.opentrackr.org:1337/announce
  • udp://9.rarbg.to:2780/announce
  • udp://tracker.internetwarriors.net:1337/announce
  • udp://ipv4.tracker.harry.lu:80/announce
  • udp://open.stealth.si:80/announce
  • udp://9.rarbg.to:2900/announce
  • udp://9.rarbg.me:2720/announce
  • udp://opentor.org:2710/announce